Put Productivity in your code & signal debugging

DiaLite™ Power Edge provides an unrivaled environment and collection of test IPs to verify and debug your FPGA based system designs :

Debug your Design Code On-Chip at Design Speed

With a powerful and wide range of IPs, DiaLite™ increases the verification and debugging capabilities of your design or system environment based on FPGA or prototyping platform. IP cores can be combined and associated with multiple trigger conditions to build specific instrumentation and capture data in real-time. The easy connectivity and extended communication potential of a debugging strategy based on DiaLite™ will save you months of debugging efforts

A Technology that leads you directly to the Code Error

The HDL Fault Finder IP allows you to insert WatchPoints and BreakPoints into your HDL code and run concurrently with your signals instrumentation. The HDL Fault Finder provides an accurate monitoring and display of logic events occurring during your debugging session. By simply using a trigger on a signal having suspicious behavior and connecting this trigger as a hardware breakpoint to the HDL Fault Finder, you will be directly pointed to the last lines of code that were executed before the error occurred

Check here a list of benefits for the HDL Fault Finder

Download here the DiaLite Power Edge brochure

Get Power Edge advanced features for 3 months                       Buy on line